

Ultra-Low Jitter Crystal Oscillators (TCXO)

Features

- Available at any frequency from 20 MHz to 2000 MHz
- Jitter as low as 20 fs (12 KHz to 20 MHz)
- Temperature stability of ±1 ppm
- CML/LVDS/LVPECL/HCSL output formats
- Output Enable/Disable Feature
- < 10 ms start-up time
- · No activity dips or micro jumps
- Industry standard 3.2X2.5 mm 8-pin LGA package
- Single 1.8V supply with internal regulator
- Superior power supply immunity
- Temperature range: -40°C to 85°C
- Temperature extended range: -40°C to 105°C
- ESD HBM 2000V, CDM 500V
- Lead free / RoHS compliant

Applications

- Network Equipment (Optical Modules, routers)
- 100G/200G/400G/800G OTN, Coherent optics
- Storage, switches, servers, NICs, accelerators
- Datacenter
- 3G to 24G SDI broadcast video
- 10G/40G/100G optical ethernet
- 56G/112G PAM4 Clocking
- Test and measurement equipment



General Description

The MS1310 is a temperature compensated crystal oscillator (TCXO) powered by our Virtual Crystal™ technology that enables ultra stable fully programmable multi-GHz clocks with extremely low phase noise.

Adaptive fully autonomous DSP algorithms running in the background continuously monitor and ensure robust and consistent performance over process, voltage, and temperature variations.


The devices are factory programmed to provide any frequency between 20 MHz and 2000 MHz with less than 1 ppb resolution.

The MS1310 is manufactured in a high-volume 28 nm CMOS process and represents the most advanced node in the timing industry.

Device Information

Part Number	Package	Description
MS1310	3.2X2.5 mm 8-pin LGA	Single frequency

Figure 1. Functional Block Diagram



MS1310

Single Frequency Device




Figure 2. MS1310 Functional Block Diagram

Pin Assignment and Pin Description




Figure 3. MS1310 Pin Assignments

Table 1. MS1310 Pin Descriptions

Pin No	Name	Description
1	OE	Output Enable
2	NC	No Connect
3	GND	Ground
4	CLK+	Clock Output
5	CLK-	Complementary Clock Output
6	VDD	Power Supply
7	NC	No Connect
8	NC	No Connect

Mixed-Signal Devices Inc. March 6, 2025

Specifications

Table 2. Electrical Specifications

Typical values are specified at T_A= 25°C, V_{DD}=1.8V unless otherwise specified. All Min and Max limits are specified over the operating temperature range and voltage range with standard termination. A 0.1uF and 10uf bypass capacitor should be connected between VDD and GND pins located close to the device.

Parameter	Symbol	Test Condition/Comment	Min	Тур	Max	Unit
-----------	--------	------------------------	-----	-----	-----	------

Frequency Range

Frequency Range	F _{CLK}	All Output Formats	20	2000	MHz

Frequency Stability

Frequency Stability (Temperature)	F _{TS}	-40°C to 85°C	-1	1	ppm
Frequency Stability (Temperature)	F _{TS}	85°C to 105°C	-7.5	7.5	ppm
Frequency Stability (Voltage)	F_{TV}	1.8V +/- 5%	-0.1	0.1	ppm
Frequency Stability (Load)	F⊤∟	10 kohm // 10 pF +/- 10%	-0.1	0.1	ppm
Frequency Tolerance	F _{INIT}	25°C±2°C, after 2x flow soldering	-2	+2	ppm
First Year Aging	F_1yr	25°C±2°C	-1	1	ppm

Clock Output Jitter Characteristics

Note:			I.	I.	I.	
(12 KHz – 20 MHz)	Ф _{JITTER}	Frequency=312.5 MHz		30		ts
RMS Phase Jitter	Φ	Fraguenov-212 5 MHz		20		fo

Phase jitter measured on Agilent 5052B Signal Source Analyzer

Operating Voltage/Temperature Range

Supply Voltage	V_{DD}		1.71	1.8	1.89	V
	_	Industrial Temperature	-40		85	°C
Temperature Range	T _A	Extended Industrial Temperature	-40		105	°C

March 6, 2025 MS1310_XO Rev 1.0 Page 3 of 18

Current Consumption

		LVDS Output	135	162	mA
		(Output Enabled)	133	102	IIIA
Supply Current		All Other Outputs	145	171	A
	I _{DD}	(Output Enabled)	145	174	mA
		Tristate Hi-Z	50	60	mΛ
		(Output Disabled)	50	60	mA

Input Characteristics

Digital Input Levels	V _{IH}		0.7XV _{DD}		V
(OE/FS)	VIL			0.3XV _{DD}	V
Output Enable (OE)	T _D	Output Disable Time		3	us
	TE	Output Enable Time		20	us
Powerup Time	T _{PWR}	Time from 0.9xVDD until output frequency (F _{CLK}) within spec		10	ms

PSRR Characteristics

PSRR PSRR _{SF}	Spurs induced by 50mV power supply ripples (All frequency, all output types)	-100		dBc
-------------------------	------------------------------------------------------------------------------	------	--	-----

Note:

(1) Measured maximum spur level with 50mVpp sinusoidal signal between 50 kHz and 1 MHz applied on VDD Pin

 Mixed-Signal Devices Inc.

 March 6, 2025
 MS1310_XO Rev 1.0
 Page 4 of 18

Output Characteristics

Output Duty Cycle	DC	All Output Formats	48		52	%
Output Rise/Fall Time (20% to 80% V _{PP})	T _R / T _F	All Output Formats		65	100	ps
LVDS Output (AC Mode)	Vo	Swing (Diff)	0.5	0.7	0.9	V
LVDS Extended Output (AC Mode)	Vo	Swing (Diff)	0.8	1.2	1.6	V
CML Output (AC Mode)	Vo	Swing (Diff)	0.7	0.85	1	V
LVPECL Output (AC Mode) Integrated Termination	Vo	Swing (Diff)	1.2	1.4	1.6	V
HCSL Output Integrated Termination	Vo	Swing (Diff)	1.2	1.4	1.6	V

Table 3. Absolute Maximum Ratings

Parameter	Min	Max	Unit
1.8V Supply Voltage	-0.3	1.98	V
Digital I/O	-0.3	1.98	V
Maximum Operating Temperature		105	°C
Storage Temperature	-55	150	°C
Soldering Temperature		260	°C
Junction Temperature		150	°C

Note: Stresses that exceed what is listed in this table may cause permanent damage to the device. Exposure to conditions above the recommendations for extended periods of time may affect device reliability.

Table 4. Environmental Compliance

Parameter	Test Condition
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Moisture Sensitivity Level (MSL)	3
Note: For additional information not listed, please contact Mixed-Signal Devices.	

Table 5. ESD Levels

Description	Description	Specification	Level
HBM ¹	Human Body Model	JEDEC JS-001	2000V
CDM ²	Charge Device Model	JEDEC JESD22-C101	500V
Notes: 1. 1000V HBM allows safe manufacturing with standard ESD control process – JEDEC document JEP155			

2. 250V CDM allows safe manufacturing with standard ESD control process – JEDEC document JEP157

Table 6. Package Thermal Information

Package	Parameter	Symbol	Value	Unit
	Thermal Resistance, Junction to Ambient	ØJA	80	°C/W
3.2mmx2.5mm	Thermal Resistance, Junction to Board	ØJB	40	°C/W
8 pin LGA	Air Flow Condition		0	mps
	Maximum Junction Temperature	TJ	125	°C
Nets: The thermal reciptores information stated in this table is based on a standard IEDEC DCB condition. The setual thermal resistance varies				

Note: The thermal resistance information stated in this table is based on a standard JEDEC PCB condition. The actual thermal resistance varies depending on the customer PCB design.

Table 7. Typical Output Phase Noise Characteristics

VDD= 1.8V, T_A = 25°C, Output Type = CML

Offset frequency	1966.08 MHz	983.04 MHz	491.52 MHz	312.5 MHz	Unit
1 KHz	-89	-94	-99	-102	dBc/Hz
10 KHz	-119	-124	-128	-133	dBc/Hz
100 KHz	-139	-141	-151	-157	dBc/Hz
1 MHz	-149	-154	-160	-161	dBc/Hz
10 MHz	-151	-155	-159	-162	dBc/Hz
20 MHz	-150	-155	-159	-162	dBc/Hz

March 6, 2025 MS1310_XO Rev 1.0 Page 6 of 18

Typical Output Measured Phase Noise Plots

This section shows MS1310 performance plots.

Measurement parameters are: VDD = 1.8 V, TA = 25°C, Output Type = CML.

The plots were captured using an Agilent E5052B Signal Source Analyzer.




Figure 4. Carrier: 1966.08 MHz




Figure 5. Carrier: 983.04 MHz




Figure 6. Carrier: 491.52 MHz

Page 10 of 18




Figure 7. Carrier: 312.5 MHz

Output Terminations




Figure 8. AC-Coupled CML




Figure 9. AC-Coupled CML (Receiver Termination)




Figure 10. AC-Coupled LVDS




Figure 11. AC-Coupled LVPECL (Integrated Termination)

Page **13** of **18**




Figure 12. HCSL (Integrated Termination)

Packaging Information

Figure 13 shows the MS1310 packaging drawing.




Figure 13. MS1310 Packaging Drawing (3.2mm x 2.5 mm)

Table 8. MS1310 Packaging Dimensions

Dimensions	Min	Nom	Max
А	2.5 BSC		
В		3.2 BSC	
С	1.09	1.16	1.23
W	0.55	0.6	0.65
L	0.5	0.55	0.6
W1	0.35	0.4	0.45
L1	0.35	0.4	0.45
е	1.1 BSC		
D1	2.2 BSC		
Package Edge Tolerance	0.1		
Mold Flatness	0.1		
Coplanarity	0.08		

Packaging Land Pattern

Figure 14 shows the MS1310 PCB land pattern.




Figure 14. MS1310 Packaging Land Pattern Drawing (3.2mm x 2.5mm)

Table 9. MS1310 Packaging Land Pattern Dimensions

Dimensions	In mm
L	0.7
W	0.7
L1	0.5
W1	0.55
E	1.1
F	2.6
G	1.76

Device Top Marking

MS1310 BBBBB.BB ● YYWW AC

Figure 15. MS1310 Device Top Marking Showing Pin 1

Table 10. MS1310 Device Marking Legend

Line	Position	Description
1	1	Product Marking
2	1-5	Lot Number
2	6-7	Wafer Number
		Lot Trace Code
	1	Pin 1 Orientation Mark (Dot)
3	2-3	Year (last two digits of the year)
	4-5	Calendar Work Week Number (1-53)
	7-8	Assembly Code

Part Ordering Information

Figure 16 shows a logic tree for ordering each of the available parts.




Figure 16. MS1310 Part Ordering Information

IMPORTANT NOTICE AND DISCLAIMER

MIXED-SIGNAL DEVICES INC. PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

Mailing Address: Mixed-Signal Devices Inc, 2 Venture, Suite 300, Irvine, California 92618, USA Copyright © 2024.

MS1310_XO Rev 1.0 Page **18** of **18**